Performance Evaluations and Chip - Space Requirements of aMultithreaded
نویسندگان
چکیده
This paper introduces a multithreaded Java processor kernel which is speciically designed as core processor of a microcontroller or system-on-a-chip. Handling of external real-time events is performed through multithreading. Real-time Java threads are used as interrupt service threads (ISTs) instead of interrupt service routines (ISRs). Our proposed Komodo microcontroller supports multiple ISTs with zero-cycle context switching overhead. Simulation results show a performance gain by multithreading of about 1.4. A VHDL-based hardware design aimed at a Xilinx FPGA yields chip-space requirements of about 55000 gates for a four-threaded processor kernel.
منابع مشابه
Application Mapping onto Network-on-Chip using Bypass Channel
Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...
متن کاملA Smart Hybrid System for Parking Space Reservation in VANET
Nowadays, developed and developing countries using smart systems to solve their transportation problems. Parking guidance intelligent systems for finding an available parking space, are considered one of the architectural requirements in transportation. In this paper, we present a parking space reservation method based on adaptive neuro-fuzzy system(ANFIS) and multi-objective genetic algorithm....
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملSpeed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies.
We model and compare on-chip (up to wafer scale) and off-chip(multichip module) high-speed electrical interconnections withfree-space optical interconnections in terms of speed performance andenergy requirements for digital transmission in large-scalesystems. For all technologies the interconnections are firstmodeled and optimized for minimum delay as functions of theinterconnection length for ...
متن کامل